A study of the non-inverting amplifier based on a two stages CMOS unbuffered current-feedbackamplifier (UCFOA) is proposed in this paper. Using a small-signal equivalent circuit (macro-model) of the non-inverting amplifier, a theoretical explanation of the closed loop gain is given. The opamp phase margin and its bandwidth have been estimated from the quality factor Q of resonance and using a novel description of the UCFOA input stage called Operational Transconductance Conveyor (OTC). The OTC description can be viewed as an extension of type II second generation current conveyors. Based on the fundamental parameters of the proposed OTC, a theoretical approach given in this paper explains how to evaluate precisely the value of the UCFOA compensation capacitance. PSPICE was used to simulate both the theoretical macro-model and the CMOS configuration from a 0.35m typical BSIM3V3 transistor models.
INTRODUCTION
Since the discovery of the negative feedback amplifier by HS Black [1, 2] , a few number of feedback amplifier topologies arose from industry. This is due to the fact that these topologies are synthesized from the Voltage Controlled Current Sources (VCCS) which can be electrically simulated, historically by vacuum tubes and more recently by Bipolar Junction Transistors (BJT) or Metal Oxide Semiconductor (MOS) transistors. Today, two main types of voltage output operational amplifiers are available on the market: i) Voltage Feedback Operational Amplifier (VFOA) [3, 4] and ii) Current Feedback Operational Amplifier (CFOA) [5] [6] [7] [8] . The first sold VFOA was the K2-W operational amplifier produced in 1952 [2] and the concept of the current-feedback was introduced around 1942 [9] , while the first silicon integrated CFOA topology was probably firstly suggested by D. J. Hamilton in 1964 [10] . The first commercial silicon CFOA called CLC103, was produced by Comlinear corporation in 1982 [11] , 20 years after the first commercial silicon VFOA developed by Wildlar and Talbert [4] . The CFOA and the VFOA provide both a voltage type output. However, when their output voltage amplifier (output voltage buffer) is not implemented, they are called unbuffered VFOA (UFVOA) and unbuffered CFOA (UCFOA) and provide both a current type output (high output impedance). Fig.1 . Typical two stages UVFOA and UCFOA CMOS topologies: (a) UVFOA : two stage CMOS Miller OTA (ref. [16] with CM=0) (b) UCFOA two stage current mode operational amplifier.
Since the emergence of the CMOS technology, most of loading impedances are capacitive. In this case, the unbuffered operational amplifier could also provide a higher DC open loop gain voltage. For this reason, most analog IC designers use unbuffered feedback operational amplifiers [12] instead of classical output voltage operational amplifiers. The Unbuffered VFOA (UVFOA) can be considered as an Operational Transconductance Amplifier (OTA) since its input impedances are high [13] [14] [15] .
However, the Unbuffered CFOA (UCFOA) can only be considered as a non-ideal OTA since its negative input node does not provide a high input impedance [6] [7] [8] . Thus, use of the OTA acronym for UCFOA can create a misunderstanding. For this reason, the term "Operational Transconductance Conveyor" (OTC) is used in this paper to describe the UCFOA topologies. This proposed Operational Transconductance Conveyor (OTC) is also an extension of the type II current conveyors and that it will be useful in analog signal processing. Here, using VFOA, CFOA, OTA and OTC acronyms, Table I summarizes the input and output types for the four operational amplifiers previously discussed.
Part (a) of Fig. 1 shows a typical CMOS configuration of a two-stage Miller OTC (two-stage UCFOA)
which is used in [16] to implement a high frequency gyrator. This circuit is part of the CFOA family since the node in-is not voltage buffered and also, it exists an AC current flowing through the node in-and the source of M2. Part (b) of Fig. 1 shows the CMOS classical two-stage Miller OTA (two-stage UVFOA)
using a traditional pair of two transistors (M1 and M2). This circuit is part of the VFOA family since the nodes in+ and in-are connected to MOS gates. For both of them, the node Z is a High Impedance Node (HIN) which allows an operational amplifier with high transconductance gain to be achieved thanks to the second stage. The purpose of this paper introduces a general approach to study a non-inverting amplifier based on two-stage UCFOA for which the topology is shown in Fig. 2 . The study proposed here will differ from traditional ones because the opamp output is not voltage buffered. The circuit is composed of an input generally chosen to obtain the maximum dynamic for output voltage. This leads to set VAC-GND to (VDD+VSS)/2 where VDD and VSS are respectively the positive and negative supply voltages of the operational amplifier. Then VAC-GND is equal to VDD/2 (resp. 0V) when VSS is set to 0V (resp. VDD). Finally, an ideal UCFOA is obtained when RX is null and RZ infinite.
In section II, a discussion about the OTC is given. Using as a case study, a two-stage Miller OTC is presented and simulated in section III. In section IV, a theoretical analysis of the non-inverting amplifier is proposed. This analysis and theory are based on the proposed equivalent macro-model of the CMOS configuration using small-signals. Simulation results, discussions, and comparison with theory are given in section V before the conclusion in section VI.
OPERATIONAL TRANSCONDUCTANCE CONVEYOR
In Fig.2 , when the current ration |IZ/IX|=1, the OTC can be designed from different popular active elements like the 2 nd generation Current Conveyor (CCII) [17] , the 2 nd generation current-controlled current conveyor (CCCII) [18] or the diamond transistor [6, 8] for examples. Using the OTC description allows us to consider all possible topologies in terms of current gain (IZ/IX), i.e. equal or different than 1, in conjunction with different values of the equivalent resistance RX. Using a proposed symbol for the OTC (input stage) and the NTA symbol (output stage) as ideal active elements, Fig.3a shows the non-inverting amplifier configuration. Equation (1) shows that the two-stage OTC has the same order of magnitude than a classical two-stage Miller OTA. Its transconductance gain GM which is given by:
has the same order of magnitude than a classical two-stage Miller OTA. From Fig. 2 , the following formula of IX:
and IZ:
can be obtained. By defining a parameter equals to the current gain between IX and IZ as follows:
the parameter  can be expressed from (2) and (3) as a function of gm and RX which gives: Table II gives some examples of correspondences with popular active elements according to RX and  values. As mentioned previously, the OTC also offers the great advantage of taking into account every RX and current gain compared for example with CCII [6, 17, 18] , or diamond transistor [6] . Thus, in the same way that an OTA is a universal active element which permits to describe the VFOA input stage, an OTC permits to describe all CFOA input stage. 
STUDY OF A TWO-STAGE CMOS MILLER OTC
To illustrate the configuration shown in Fig.2 (or Fig.3 ), a CMOS Miller OTC loaded by the CL capacitance is shown in Fig.5 . Note that a class AB equivalent output could be constructed by designing an additional high impedance node at the drain of M2 [16] . All simulation was performed for VDD=VSS=1.5V.
Fig.5.
A CMOS two-stage Miller OTC.
In Fig.5 M1 to M10 (except M7) simulate the OTC input stage (nodes in+, in-and Z) and M11 (biased by M7) simulates the NTA (node Z and out). By considering M1 identical to M2, M3 and M4, their respective transconductance gain gm1, gm2, gm3, and gm4 are identical for a given temperature. At a small-signal amplitude and a low frequency of operation, the AC source-drain current of M4 is half of the AC current IX passing through the node in- [18] . Consequently, the corresponding value of  is   +0.5 for this topology. [19] . In Table III , an estimation of the drain and source areas (AD, AS) and perimeters (PD,PS) permits to take into account the MOS junction capacitance effects [20] . The transistor sizes proposed here have been fixed to provide similar transconductance and power consumption than the low power CMOS Miller OTA studied in [21] . The simulated DC differential characteristic of the operational amplifier is shown in Fig. 6 for Vin-=0 and Table IV summarizes the main simulated performances (at this stage CM was fixed here from simulation only. The DC input offset of -1.2mV seen in Fig. 6 , which is high compared with a classical operational amplifier based on the traditional differential pair of two transistors [14] , is mainly due to the diodes made by the transistors M1 and M3 since their drain are connected to their gate. In Table IV , AOPL is the operational amplifier DC open-loop voltage gain and can be written as follows:
where R0 is the equivalent output resistance of the operational amplifier, which is approximately equals to the parallel association of drain-source resistors RDS of M7 and M11. AOPL is the open loop voltage gain when not output current occurs, which will not be the case of the unbuffered opamp in Fig.3 .
THEORETICAL ANALYSIS OF THE NON-INVERTING AMPLIFIER CONFIGURATION
This section presents a theoretical analysis of the non-inverting amplifier using a two-stage Miller OTC (UCFOA). The objective of this section is to present a versatile opamp macro-model and its associated theory. We also aim at being able to estimate the value of the compensation capacitance CM for a wanted phase margin and to demonstrate that "RX" and "" are the keys design parameters. The noninverting amplifier configuration is kept in the part (a) of Fig.7 while the part (b) of Fig.7 shows the proposed equivalent macro-model of the non-inverting amplifier. This proposed macro-model takes (1) CM is fixed to have no overshoot.
into account the main parasitic elements that appear when the OTC presented in the previous section is designed in CMOS technologies.
Fig.7. OTC based Non-inverting amplifier (a) Circuit (b)
Proposed equivalent macro-model including the main parasitic elements of the circuits in Fig.8 .
The impedances of the OTC macro-model in Fig.7b are defined as follows:
where Z0 is the equivalent output impedance of the NTA. Note that the parasitic resistance in parallel with R1 has been neglected and we assume that the effect of the time constant 'RXC2' and 'R1C1' are far outside the frequencies of operation. Based on these considerations and after analytical calculation, the voltage transfer function (closed-loop voltage gain) is given by:
where:
0 02
and: 02 02
The analytical calculations given above have been performed considering the following conditions:
 RX is non zero
In (11) A0 is the DC open loop gain and is different to the DC open-loop gain of the opamp AOPL given in equation (6) because the resistive feedback consumes a current that could not be neglected. Since the time constant t0=CM/g0 appears at very high frequency, the expression of VOUT/VIN can be reduced to:
where
Here, KOR is the effective DC gain of the transfer function and K0=1+(R2/R1) is the ideal DC gain when A0 tends to infinity. Equation (19) shows that the non-inverting amplifier operates like a second order low-pass frequency filter for which the Q factor of resonance can be used as follows: 
with:
and: Equations (22) and (26) allow to estimate the resonance factor and the phase margin. Note that equation (26) shows that the phase margin (M) is function of A0 and not of not AOPL Fig.8 . Phase margin and Q factor versus CM in case of G0=6. R2=5k, R1=1k from BSIM 3V3 simulation and from calculation.
SIMULATIONS RESULTS AND DISCUSSIONS
Most of parameters can be deduced from simulation at the resonance frequency. For this reason, simulations at Q higher than 1/ 2 help to validate the theoretical approach since the resonance exists and is visible. From PSPICE simulations (macro-model or CMOS-BSIM), the Q factor has been obtained from a coefficient m at the frequency of resonance by solving [22] :
where KMAX is the maximum voltage gain at the resonance frequency fR, and K0R the simulated DC effective closed loop voltage gain. When Q is higher than 1/ 2 , the relation between fR and f0 is given by [22] : .9 . Transient output response of the non-inverting OTC with a 2MHz, 20mV peak-to-peak input pulse voltage at node in+, G0=6, R2=5k, R1=1k, CM=250fF, Q~1. Fig.8 shows the equivalent Q factor and phase margin versus the capacitor CM obtained from the presented theory and from simulation of the CMOS configurations in Fig.5 when R2=5k and R1=1k (K0=6). In Fig. 8 , "Equations" label means that Q and M have been calculated from equation (26) and by using the parameters of the macro-model given in Table V . Moreover, the Q factor has been computed from the simulated values of the ratio m=KOR/KMAX and by solving (27) Table III ) and MACRO-MODEL (part (b) of Fig.7 , Table V ). Note that the proposed macro-model is valid at AC small signal amplitude only, consequently this simulation of the macro-model shows any DC offset voltage.
Finally Table VI summarizes the main performances of the non-inverting amplifier when the phase margin is around 50° (Q factor around Q=1), G0=6 with R2=5k and R1=1k. In this case, the compensation capacitor has been fixed to 250fF (see Fig.8 ) which corresponds to the one expected in theory. Note that Fig.8 confirms that calculation (theory) and CMOS simulation match very well for different value of CM between 50pF and 400pF.
CONCLUSION
This paper has introduced the operational transconductance conveyor and proposed a study of the non-inverting amplifier based on a CMOS unbuffered current-feedback-amplifier. A precise macromodel has been used and compared with theory and with an equivalent CMOS topology. We have shown that the theoretical approach which consists in the definition of the Q factor allows to set the Miller capacitance with precision, regarding the phase margin. The correlation between the Q factor extracted from simulations and the Q factor computed from theory shows relevance of the proposed approach. We hope that this study and its associated theory using the OTC description will be useful for analog designers, especially for understanding the frequency performances of the operational current feedback amplifiers. Moreover the Operational Transconductance Conveyor (OTC) is an extension of all actual type II current conveyors (CCII, CCCII, diamond transistor). 
